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This paper introduces a novel architecture for next-generation adaptive computing systems, which we term 3D-SoftChip. The
3D-SoftChip is a 3-dimensional (3D) vertically integrated adaptive computing system combining state-of-the-art processing and
3D interconnection technology. It comprises the vertical integration of two chips (a configurable array processor and an intelli-
gent configurable switch) through an indium bump interconnection array (IBIA). The configurable array processor (CAP) is an
array of heterogeneous processing elements (PEs), while the intelligent configurable switch (ICS) comprises a switch block, 32-
bit dedicated RISC processor for control, on-chip program/data memory, data frame buﬀer, along with a direct memory access
(DMA) controller. This paper introduces the novel 3D-SoftChip architecture for real-time communication and multimedia signal
processing as a next-generation computing system. The paper further describes the advanced HW/SW codesign and verification
methodology, including high-level system modeling of the 3D-SoftChip using SystemC, being used to determine the optimum
hardware specification in the early design stage.
Copyright © 2006 Hindawi Publishing Corporation. All rights reserved.
1. INTRODUCTION
System design is becoming increasingly challenging as the
complexity of integrated circuits and the time-to-market
pressures relentlessly increase. Adaptive computing is a crit-
ical technology to develop for future computing systems in
order to resolve most of the problems that system design-
ers are now faced with due in no small part to its potential
for wide applicability. Up until now, however, this concept
has not been fully realized because of many technology con-
straints such as chip real-estate limitations and the software
complexity. With the coupled advancement of semiconduc-
tor processing technology and software technology, however,
adaptive computing is now facing a turning point. For in-
stance, the reconfigurable computing concept has more re-
cently started to receive considerable research attention [1–3]
and this concept is now starting to move and expand into the
realm of adaptive computing. Software defined virtual hard-
ware [4] and “do-it-all” devices [5] are good examples that
demonstrate this development direction for computing sys-
tems. The major forthcoming impact from the deployment
of adaptive computing is do-it-all devices. For example, a
small handheld PDA size device could assume the function-
ality of about 10 standard devices simply depending on the
context programs included such as a cellular phone, a GPS
receiver, an MP3 player, an e-book reader, a digital camera,
a portable television, a satellite radio, a handheld gaming
platform, and so forth. This concept also becomes increas-
ingly important as there is a growing need for a single prod-
uct to support multiple (and evolving) standards without re-
engineering work.
Another growing problem in advanced computation sys-
tems, particularly for real-time communication or video pro-
cessing applications, is the data bandwidth necessary to sat-
isfy the processing requirements. The interconnection wire
requirements in standard planar technology are increasing
almost exponentially as feature sizes continue to shrink.
A novel 3D integration system such as 3D system-on-chip
(SoC) [6], 3D-SoftChip [7, 8] which is able to satisfy the
severe demand of more computation throughput by eﬀec-
tively manipulating the functionality of hardware primi-
tives through vertical integration of two 2D chips is another
concept proposed for next-generation computing systems.
This paper proposes the novel 3D-SoftChip architecture as
a forthcoming giga-scaled integrated circuit computing sys-
tem and shows an implemented example of a single PE using
SystemC.
Figure 1 illustrates the physical architecture of the 3D-
SoftChip comprising the vertical integration of two 2D chips.
The upper chip is the intelligent configurable switch (ICS).
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Figure 2: 3D-SoftChip: a novel 3D vertically integrated adaptive computing system-on-chip.
The lower chip is the configurable array switch (CAP). Inter-
connection between the two 2D chips is achieved via an array
of indium bump interconnections. A 2D planar architecture
of the 3D-SoftChip can be seen in Figure 2.
The rest of the paper is organized as follows. Section 2 in-
troduces an overview of the 3D adaptive computing system.
Section 3 provides overall explanations of the proposed 3D-
SoftChip architecture and its distinctive features. Sections 4
and 5 introduce the detailed architecture of the CAP and
ICS chips, respectively. The interconnection network struc-
ture is described in Section 6. Section 7 describes a suggested
HW/SW codesign and verification of the 3D-SoftChip and
shows an implemented example of a single PE using Sys-
temC. Finally, conclusions are provided in Section 8.
2. 3D ADAPTIVE COMPUTING SYSTEM
2.1. 3D vertically integrated systems overview
During the past few years, there has been significant re-
search into 3D vertically integrated systems. This is due to the
ever increasing wiring requirements, which are fast becoming
the major bottleneck for future gigascale integrated systems
[6, 9]. In very deep submicron silicon geometry the standard
planar technology has many drawbacks in regards to per-
formance, reliability, and so forth, caused entirely by limita-
tions in the wiring. Moreover, the data bandwidth require-
ments for the next-generation computing systems are be-
coming ever larger. To overcome these problems, the concept
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of 3D-SoC, 3D-SoftChip has been developed, which exploits
the vertical integration of 2D planar chips to eﬀectively ma-
nipulate computation throughput. Previous work has shown
that the 3D integration of systems has a number of benefits
[10]. As described by Joyner et al. [10], 3D system integration
oﬀers a 3.9 times increase in wire-limited clock frequency,
an 84% decrease in wire-limited area, or a 25% decrease in
the number of metal levels required per stratum. There are
three feasible 3D integration methods; a stacking of pack-
ages, a stacking of ICs, and a vertical system integration as
was introduced by IMEC [9]. In this research, however, the
focus is on the use of indium bump interconnection technol-
ogy as indium has good adhesion, a low contact resistance,
and can be readily utilized to achieve an interconnect array
with a pitch as low as 10 µm. The development of 3D inte-
grated systems will allow improvements in packaging costs,
performance, reliability, and a reduction in the size of the
chips.
2.2. Adaptive computing system
A reconfigurable system is one that has reconfigurable hard-
ware resources that can be adapted to the application cur-
rently under execution, thus providing the possibility to
customize across multiple standards and/or applications. In
most of the previous research in this area the concepts of re-
configurable and adaptive computing have been described
interchangeably. In this paper, however, these two concepts
will be more specifically described and diﬀerentiated. Adap-
tive computing will be treated as a more extended and ad-
vanced concept of reconfigurable computing. Adaptive com-
puting will include more advanced software technology to
eﬀectively manipulate more advanced reconfigurable hard-
ware resources in order to support fast and seamless exe-
cution across many applications. Table 1 shows the diﬀer-
ences between reconfigurable computing and adaptive com-
puting.
2.3. Previous work
Adaptive computing systems are mainly classified in terms
of granularity, programmability, reconfigurability, computa-
tional methods, and target applications. The nature of recent
research work in this area according to these classifications, is
shown in Table 2. This table shows that the early research and
development was into single linear array-type reconfigurable
systems with single and static configuration but also shows
that this has evolved towards large adaptive SoCs with het-
erogeneous types of reconfigurable hardware resources and
with multiple and dynamic configurability.
As illustrated in Table 2, the 3D-SoftChip architecture
has several superiorities when compared with conventional
reconfigurable/adaptive computing systems resulting from
the 3D vertical interconnections and the use of state-of-the-
art adaptive computing technology (as will be described in
the following sections). This makes it highly suitable for the
next generation of adaptive computing systems.
3. 3D-SOFTCHIP ARCHITECTURE
3.1. Overall architecture of 3D-SoftChip
Figure 3 shows the overall architecture of the 3D-SoftChip.
As can be seen, it is comprised of 4 unit chips. By including
four separate unit chips in the architecture, suﬃcient flexi-
bility is provided to allow multiple optimized task threads to
be processed simultaneously. Given the primary target appli-
cations of multimedia processing and communications four
unit chips should be suﬃcient for all such requirements.
Each unit chip has a PE array, a dedicated control proces-
sor, and a high-bandwidth data interface unit. According to
a given application program, the PE array processes large
amounts of data in parallel while the ICS controls the overall
system and directs the PE array execution, data, and address
transfers within the system.
3.2. Features of 3D-SoftChip
The 3D-SoftChip has 4 distinctive features: various compu-
tationmodels, adaptive word-length configuration computa-
tion [7], optimized system architecture for communication,
and multimedia signal processing and dynamic reconfigura-
bility for adaptive computing.
3.2.1. Computation algorithm: various
computation models
As described before, one 32-bit RISC controller can supply
control, data, and instruction addresses to 16 sets of PEs
through the completely freely controllable switch block so
various computation models can be achieved such asSISD,
SIMD, MISD, and MIMD as required. Enough flexibility is
thus achieved for an adaptive computing system. Especially,
in the single instruction multiple data (SIMD) computation
model, 3 types of diﬀerent SIMD computational models can
be realized, massively parallel, multithreaded, and pipelined
[19]. In the massively parallel SIMD computation model,
each unit chip operates with the same global program mem-
ory. Every computation is processed in parallel, maximiz-
ing computational throughput. In the multithreaded SIMD
computation model, the executed program instructions in
each unit chip can be diﬀerent from the others so multi-
threaded programs can be executed. The final one is the par-
allel SIMD computation model. In this case each unit chip
executes a diﬀerent pipelined stage. Because of these SIMD
computation characteristics, the 3D-SoftChip can adaptively
maximize it’s computational throughput according to var-
ious application requirements. These three computational
models are illustrated in Figure 4.
3.2.2. Word-length configuration
This is a key characteristic in order to classify the 3D-
SoftChip as an adaptive computing system. Each PE’s basic
processing word-length is 4 bits. This can, however, be con-
figured up to 32 bits according to the application in the pro-
gram memory. Figure 5 illustrates the proposed word-length
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Table 1: Reconfigurable computing versus adaptive computing.
Reconfigurable computing Adaptive computing
Hardware resources
Linear array of homogeneous elements (logic
gates, lookup tables)
Heterogeneous algorithmic elements (complete
function units such as ALU, multiplier)
Configuration
Static, dynamic configuration, slow
reconfiguration time
Dynamic, partial runtime reconfiguration
Mapping methods




Large silicon area, low speed (high
capacitance), high-power consumption,
high cost
Smaller silicon size, high speed, high
performance, low-power consumption,
low cost








PADDI [11] Coarse (16 bits) Multiple Static VLIW, SIMD DSP application
MATRIX [12] Coarse (8 bits) Multiple Dynamic MIMD General purpose
RaPiD [13] Coarse (16 bits) Single Mostly static Linear array Systolic arrays
Remarc [3] Coarse (16 bits) Multiple Static SIMD Data-parallel
RAW [14] Mixed Single Static MIMD General purpose
PipeRench [1] Mixed (128 bits) Multiple Dynamic Pipelined
Data-parallel,
DSP
MorphoSys [2] Coarse (16 bits) Multiple Dynamic SIMD Data-parallel
























[18] Coarse (16 bits) Multiple Dynamic 3way-LIW
Wireless
communications






configuration algorithm. When 2 PEs configure together, an
8-bit word-length system is created. If 4 PEs configure to-
gether this extends to 16 bits. And finally when 8 PEs con-
figure together a full 32-bit word length is achieved. This
flexibility is possible due to the configurable nature of the
arithmetic primitives in the PEs [7, 20] and the completely
freely controllable switch block architecture in the ICS chip.
3.2.3. Optimized system architecture for communication
and multimedia signal processing
There are many similarities between communications and
multimedia signal processing, such as data parallelism, low-
precision data, and high-computation rates. The diﬀerent
characteristics of communication signal processing are basi-
cally more data reorganization, such as matrix transposition
and potentially higher bit-level computation. To fulfill these
signal processing demands, each unit chip contains two types
of PE. One is a standard PE for generic ALU functions, which
is optimized for bit-level computation. The other is a pro-
cessing accelerator PE for DSP. In addition, special address-
ing modes to leverage the localized memory along with 16
sets of loop buﬀers in the ICS add to the specialized charac-
teristics for optimized communication and multimedia sig-
nal processing.
3.2.4. Dynamic Reconfigurability for
Adaptive Computing
Every PE contains a small quantity of local embedded SRAM
memory and additionally the ICS chip has an abundant
memory capacity directly addressable from the PEs via the





























































































Figure 3: Overall architecture for 3D-SoftChip.
indium bump interconnect array. Multiple sets of program
memory, the abundant memory capacity, and the very high-
bandwidth data interface unit makes it possible to switch
programs easily and seamlessly, even at runtime.
4. ARCHITECTURE OF CAP CHIP
The basic architecture of CAP chip is a linear array of het-
erogeneous PEs. Figure 6 shows three possible architecture
choices for the PEs. The architecture in Figure 6(b) is sug-
gested as the most feasible architecture for the PE in the
3D-SoftChip because it has the optimum tradeoﬀ between
application-specific performance and flexibility. Examples of
type A can be seen in [1, 2, 12, 14], type B in [17], and type
C in [18]. The CAP chip has the basic role of the processing
engine for the 3D-SoftChip. It manipulates large amounts of
data at a high-computational rate using any of the three dif-
ferent SIMD computation models previously described.
4.1. Two types of PEs
Figure 7 illustrates the two types of PE architecture chosen to
optimize multimedia signal processing and communication
type applications.
4.1.1. Standard PE
The S-PE is for standard ALU functions and is also optimized
for bit-level operation for communication signal processing.
It comprises 4 sets of 19-bit registers for S-PE instruction
decoding, two multiplexers to select input operands from
the data bus, adjacent PEs, or internal registers; a standard
ALU with a bit-serial multiplier, adder, subtracter, and com-
parator, an embedded local SRAM and 4 sets of registers.
The arithmetic primitives are scalable so as to make it pos-
sible to reconfigure the word-length for specific tasks. The
scalable arithmetic primitive’s architecture is presented in
[7, 20]. Moreover it can execute single-clock-cycle absolute
value computation and comparison. Table 3 shows the func-
tions of S-PE. It is suitable for bit-wise manipulation and
generic ALU functions.
4.1.2. Processing accelerator PE
The PA-PE is dedicated specifically for digital signal pro-
cessing DSP operations. It consists of 4 sets of 19-bit regis-
ters for PA-PE instruction decoding, two multiplexers to se-
lect input operands from the data bus, adjacent PEs or in-
ternal registers, a signed 4-bit scalable parallel/parallel mul-
tiplier, an accumulator/subtracter modified to enable MAC
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Unit chip 1: program 1 execution
Unit chip 4: program 1 execution
Unit chip 2: program 1 execution
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Unit chip 1: program 1 execution
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Unit chip 1: pipeline stage 1
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Figure 4: Computation algorithm: 3 types of SIMD computation models. (a) Massively parallel SIMD computation model, (b) multi-
threaded SIMD computation model, and (c) pipelined SIMD computation model.
and MAS operations within one clock cycle, an 8-bit con-
figurable barrel shifter, an embedded local SRAM, and 4
sets of registers. Two shifters in the quad-PE can also be
configured to produce a 16-bit barrel shifter. Its distinctive
features are the single-clock-cycle MAC, MAS operations
and parallel-parallel multiplier to accelerate DSP operations.
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PE PE PE PE PE PE PE PE
PE PE PE PE PE PE PE PE
(a)
PE PE PE PE PE PE PE PE
PE PE PE PE PE PE PE PE
(b)
PE PE PE PE PE PE PE PE
PE PE PE PE PE PE PE PE
(c)
Figure 5: Word-length configuration algorithm. (a) 8-bit configu-
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Figure 6: Types of PEs: (a) homogeneous-type, (b) heterogeneous-
type, and (c) heterogeneous-type with dedicated functions for spe-
cial purpose.
Table 4 describes the PA-PE functions, it is specialized for
DSP operations such as MAC, MAS, logical shift, arithmetic
shift, rotate, and absolute value computation.
4.1.3. PE instruction format and operation modes
The PE instruction format consists of a 19-bit instruc-
tion word. TheMSB 2 bits (WS en/RS en,WR en/RR en) are
Data bus
Adjacent PEs
Data bus Adjacent PEsICS
MUX A MUX B
ALU
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Figure 7: Two types of PE: (a) standard PE and (b) processing ac-
celerator PE.
used for the read/write enable bit of the embedded SRAM
and registers. Bits 16 to 10 are used for SRAM and register
selection (addressing). Bit 9 is used for data output register
enable signal and bits 8 to 6 are used to specify the PE oper-
ation. Finally, bits 5 to 0 are used to control the input multi-
plexers for input operand selection. This format is illustrated
in Figure 8 below.
Figure 9 illustrates 3 types of PE operation modes that
can be realized on the PE array, horizontal mode, verti-
cal mode, and circular mode, these allow for even greater
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Table 3: Standard PE functions.
Function Mnemonics
A and B AND
A or B OR
A xor B XOR
A + B ADD
A−B SUB
A × B SPMUL
A comp B COMP
|A| (Absolute value) ABS
Table 4: Processing accelerator PE functions.
Function Mnemonics
A × B PAMUL
A × B + out (t) MAC
A × B − out (t) MAS
Logical shift left LSL
Logical shift right LSR
Arithmetic shift right ASR
Rotate ROR
|A| (Absolute value) ABS
flexibility and help to maximize computational throughput
according to the target application.
4.2. Embedded local SRAM
Each PE has a local embedded SRAM. The eﬀective memory
bandwidth is, therefore, increased dramatically by as much
as the total number of PEs, which will result in an increase
in eﬀective processing speed in many applications and allows
for rapid dynamic context switching. Bus traﬃc can also be
reduced because many data transmission operations can be
contained within a PE. Consequently, power dissipation will
also be minimized.
4.3. Quad-PE
As previously described one quad-PE consists of two pairs of
PEs (two S-PE and two PA-PE). The quad-PE is controlled
and configured by the switch block according to the control
and address data from the ICS transmitted through the IBIA.
Figure 10 shows the architecture of a single quad-PE.
5. ARCHITECTURE OF ICS CHIP
The ICS chip comprises the switch blocks, ICS RISC, pro-
gram memory, data memory, data frame buﬀers, and DMA
controller as illustrated in Figure 11. The ICS chip is a control
processor which controls the CAP chip via the IBIA as well as
the overall system. The ICS RISC provides control and ad-
dress signals and data to the system as a whole. The switch
blocks configure each PE based on the current program in-
struction. The high-bandwidth data interface unit enables ef-
ficient transmission of data and instructions within the sys-
tem.
5.1. Switch block
The switch block provides data from/to each PE and also
provides instruction data to each PE. Three types of switch
blocks, 6-sided, 7-sided, and 8-sided, provide optimized in-
terconnections within the ICS chip. A pass-transistor design
is used to optimize performance and minimize area allowing
a completely free configuration for each PE.
5.2. ICS RISC
The ICS RISC is a 32-bit dedicated RISC control processor.
The ICS RISC controls the execution of the PE array and
provides control and address signals to program/data mem-
ory, the data frame buﬀers, and the DMA controller. It has a
3-stage pipelinedarchitecture that includes instruction fetch
(F), decode (D), and execute (E). To cope with the iterative
nature of DSP arithmetic, it also has 16 sets of loop buﬀers so
as to provide direct instruction to instruction decoding in-
stead of fetching from program memory in each case. This
significantly reduces bus utilization allowing for improved
performance and lower-power dissipation. Moreover 32 gen-
eral purpose registers and specialized addressing modes are
provided for optimized communication and multimedia sig-
nal processing.
5.3. High-bandwidth data interface unit
The high-bandwidth data interface unit allows the eﬃcient
transfer of data within the 3D-SoftChip. Two sets of data
frame buﬀers and the DMA controller make it easy to trans-
fer large amounts of data. Multiple sets of program memory
support runtime program switching and, because of this dy-
namic reconfiguration feature, adaptive computing is possi-
ble. The data memory has a variable word width so it can eas-
ily be combined to build wider/deepermemories and thus in-
crease flexibility for diﬀerent application programs andmul-
tiple word-length computations.
6. INTERCONNECTION NETWORK
The interconnection network of the 3D-SoftChip can be bro-
ken down into three hierarchical levels. The Inter-PE bus be-
tween PEs in the CAP chip is the first level. This local inter-
connection network has a 2D-mesh architecture providing
nearest-neighbour interconnects between the PEs. The sec-
ond level of the interconnection network is the switch block
array interconnection. This supports longer interconnections
on the ICS chip but also has a basic 2D-mesh architec-
ture. The last hierarchical level of interconnection is the in-
dium bump interconnect array (IBIA). With the progression
of technology to ever decreasing semiconductor geometry
scales, the prediction of interconnection delay as well as its
impact on total system delay are crucial factors, introducing a
major limiting factor in overall system performance. To over-
come these problems, 3D interconnection technology using
an array of indium bumps becomes very attractive because
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Figure 8: PE instruction formats.
PE 0 PE 1 PE 2 PE 3
PE 4 PE 5 PE 6 PE 7
PE 8 PE 9 PE 10 PE 11
PE 12 PE 13 PE 14 PE 15
(a)
PE 0 PE 1 PE 2 PE 3
PE 4 PE 5 PE 6 PE 7
PE 8 PE 9 PE 10 PE 11
PE 12 PE 13 PE 14 PE 15
(b)
PE 0 PE 1 PE 2 PE 3
PE 4 PE 5 PE 6 PE 7
PE 8 PE 9 PE 10 PE 11
PE 12 PE 13 PE 14 PE 15
(c)
Figure 9: PE operation modes: (a) horizontal mode, (b) vertical mode, and (c) circular mode.
it supports a very high bandwidth coupled with a very low
inductance/capacitance (and thus low-power dissipation)
[8]. However, any other equivalent 3D-interconnection tech-
nology could also be applied to realize this interconnection
level within the 3D-SoftChip architecture.
6.1. Indium bump interconnection
Indium is an excellent material to use as an interconnect ma-
terial due to its excellent adhesion to most metals, includ-
ing aluminum, which is the metallization for the pads used
in most VLSI technologies. Indium has a low melting point,
which implies a low work-hardening coeﬃcient, allowing for
direct bonding on processed VLSI wafers. Additionally, it
provides excellent mechanical as well as electrical connectiv-
ity (contact resistance < 1mΩ per bump). Reflow techniques
can be used for flexibility and to increase the bump height
to width ratio as needed. Such techniques can also be used
to incorporate self-alignment features to the bonding pro-
cess. Figure 12(a) illustrates a cut-away view of the flip-chip
indium bump interconnection, a micrograph of a single in-
dium bump after reflow can be seen in Figure 12(b).
7. HW/SW CODESIGN AND VERIFICATION
METHODOLOGY
Figure 13 shows the HW/SW codesign methodology for
the 3D-SoftChip. HW/SW partitioning is being executed to
determine which functions should be implemented in hard-
ware and which in software. The HW is currently beingmod-
eled at a system level using SystemC [21, 22] to verify func-
tionality of the operation and to explore various architec-
ture configurations while concurrently modeling the soft-
ware in C. After that, a cosimulation and verification process
will be implemented to verify the operation and performance
of the 3D-SoftChip architecture and to decide on an opti-
mal HW/SW architecture. More specifically, the SW will be
a modified GNU C Compiler and Assembler. After the com-
piler and assembler for ICS RISC has been finalized, a pro-
gram for the implementation of the MPEG4 motion estima-
tion algorithm will be developed and compiled using it. Af-
ter that, object code can be produced, which can be directly
used as the input stimulus for an instruction set simulator
and system level simulation. The HW/SW verification pro-
cess can be achieved through the comparison between the re-
sults from instruction-level simulation and system-level sim-
ulation. From this point on, the rest of the procedure can be
processed using any conventional HW design methodology,
such as full and semicustom design.
7.1. System level modeling of single PE
Figure 14 shows the single Standard PE block diagram, file
structure of SystemC modeling and the output waveform of
system-level modeled Standard PE.
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Figure 11: Architecture of ICS RISC.
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Subtrate/CAP chip





















































Figure 13: Suggested HW/SW codesign verification methodology.




















Figure 14: System level modeling of single PE: (a) standard PE block diagram, (b) file structure of standard PE, and (c) the output waveform
of system-level modeled standard PE.
8. CONCLUSIONS
A novel 3D vertically integrated adaptive computing system
architecture for communication and multimedia signal pro-
cessing has been presented along with system-level model-
ing example of a single PE. The described system leverages
the very high-bandwidth connection between two chips, re-
alizable through the indium bump interconnect array, to
combine high-level ICS and low-level CAP processing en-
gines to create a next-generation adaptive computing sys-
tem. The described system architecture of the 3D-SoftChip
is currently being fully modeled in SystemC in order to de-
termine the optimal hardware architecture. The SW design
is being concurrently finalized so that the novel concept of
an adaptive system-on-chip computing system can be real-
ized.
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